-
-
...度值如下： % 负载速度值和时间Svals = [ 0 2000 3000 1000 1000 ]时间 = [ 0 5 50 85 100 ] % 负载扭矩值和时间Tvals = [ 0 330 330 160 160 -220 -220 0 0 ]时间 = [ 0 5 10 15 50 55 80 85 100 ]该模型还使用以下等式构建：扭矩与电枢电流成正比：公...
-
-
...
ucInputParam0=uiLastADValue[0]*24/1024;
//ucInputParam0 = tmp/100;
//ucInputParam1 = (tmp%100)/10;
//ucInputParam2 = (tmp%100)%10;
bInputChange=1;
ucInputValue=0x01;
}
ADMUX=0x01;
break;
case 1:
&...
-
-
...目标定位与跟踪的各种算法仿真代码。%定位初始化Length=100; %场地空间长度，单位：米Width=100; %场地空间宽度，单位：米d=50; %观测站最大测量距离N=6; %观测站个数for...
-
-
...LineWidth',0.5),'LineWidth',2); %设置线宽set(gcf,'Position',[500 100 640 360]); %前两个是初始位置坐标，后两个是初始分辨率%%%%%%%%%%%基本设置%%%%%%%%%subplot(1,2,2)plot(Vehicle_speed,'bo-','MarkerIndices',marker_idx)hold on;plot(Wheel_speed,'r^-','MarkerIndices',mark...
-
-
...可通过每个端口利用两对两个SerDes通道实现多达1600个HDR100 100Gb / s端口，使其成为现有密度最高的机箱交换系统在市场上。利用CS8500系统的网络可以结合保证带宽和精细服务质量来承载融合流量。 CS8500运行与Mellanox InfiniBand FDR和E...
-
-
...LU的Verilog代码；如想了解更多请下载附件。`timescale 1 ps / 100 fs
// fpga4student.com: FPGA projects, Verilog Projects, VHDL projects
// Verilog project: 32-bit 5-stage Pipelined MIPS Processor in Verilog
// Verilog code for ALU
module alu(Output, CarryOut, zero, overflow, negat...
-
-
...ed int i,j;
for(i=0;i<ms;i++)
for(j=0;j<100;j++);
}
void wr_com(unsigned char com)//写指令//
{ delay1ms(1);
RS=0;
RW=0;
EN=0;
P2=com;
delay1ms(1);
EN=1;
&...
-
-
...;YELLOW_count_en2=0;
light_highway = 3'b001;
light_farm = 3'b100;
if(C) next_state = HYEL_FRED;
// if sensor detects vehicles on farm road,
// turn highway to yellow -> green
else next_state =HGRE_FRED;
end
HYEL_FRED: begin// yellow on highway and red...
-
-
...具有零点漂移，此指令用于重置当前方向为目标方向)SP (100,100) (设置小车坐标，初始时默认为 x:0,y:0)采集命令说明以“TASK:F2,L90,D2,”为例 以TASK:开头 后面表示一连串连续的动作: F(forward，2表示走两个轮子周长的距离), L(left,90代...
-
-
...200px; float: left; padding-left: 110px; } .sub { width: 100px; float: left; margin: 10px 0 10px -100px; } .main { border: 1px solid #000; } .nav, .sub{ border: 1px; dashed #000; height: 300px } .sub { height: 280px }</style&...
