-
-
10BitDA正弦信号发生器#include <reg52.h>
//接口定义
sbit DA = P1^1;
sbit CK = P1^2;
sbit CS = P1^4;
//10bit取样，1024点正弦查表数据
unsigned int code sine_dot[1024]=
{
0x200,0x203,0x206,0x209,0x20c,0x20f,0x212,0x215,0x219,0x21c,0x21f,0x222,0x225,0x228,0x22b,0x22...
-
-
...测噪声%H0和H1的先验概率分别为0.3和0.7%代价因子:c00 = 1;c10 = 4; c11 = 2; c01 = 8%观测次数为1clear;close all;syms x;%观测量mu0 = -1;mu1 = 1;sigma = (0.5)^(0.5);PH0 = 0.3;PH1 = 0.7;c00 = 1;c10 = 4; c11 = 2; c01 = 8;%计算似然比函数lamdax = exp(4*x);lx = x;%两边取对...
-
-
...列号的操作
WriteOneChar(0x44); // 启动温度转换
delay_18B20(100);
Init_DS18B20();
WriteOneChar(0xCC); //跳过读序号列号的操作
WriteOneChar(0xBE); //读取温度寄存器等（共可读9个寄存器） 前两个就是温度
a=ReadOneChar();
b=ReadOneChar();
//...
-
-
...务器的日志信息，经常发现有这样的提示：Jan 17 13:55:02 10-9-43-230 sshd[116965]: pam_unix(sshd:auth): authentication failure; logname= uid=0 euid=0 tty=ssh ruser= rhost=51.68.199.114Jan 17 13:55:04 10-9-43-230 sshd[116965]: Failed password for invalid user sysadm from 51.68.199.114...
-
-
...LU的Verilog代码；如想了解更多请下载附件。`timescale 1 ps / 100 fs
// fpga4student.com: FPGA projects, Verilog Projects, VHDL projects
// Verilog project: 32-bit 5-stage Pipelined MIPS Processor in Verilog
// Verilog code for ALU
module alu(Output, CarryOut, zero, overflow, negat...
-
-
...负号
#date = pds.DataFrame(pds.read_csv('company.csv',header=1))
x = [10,13,17,67,35,1,10,12,8,1,32,3,90,1,16,31,25]
y = [317,147,172,194,789,190,281,142,186,226,287,499,181,172,190,271,382]
sortColors = ['g','r','b']#三个类别的三种颜色
sortX = np.random.randint(10, 100, 3)#生成三...
-
-
...YEL_FRED = 2'b01,// Highway yellow and farm red
HRED_FGRE=2'b10,// Highway red and farm green
HRED_FYEL=2'b11;// Highway red and farm yellow
input C, // sensor
clk, // clock = 50 MHz
rst_n; // reset active low
output reg[2:0] light_highway, l...
-
-
...[8],Select);
mux2_1 mux9(DataOut[9],Data0[9],Data1[9],Select);
mux2_1 mux10(DataOut[10],Data0[10],Data1[10],Select);
mux2_1 mux11(DataOut[11],Data0[11],Data1[11],Select);
mux2_1 mux12(DataOut[12],Data0[12],Data1[12],Select);
mux2_1 mux13(DataOut[13],Data0[13],Data1[13],Select);
-
-
...，允许（并建议）以下语法：L = 3000 kW
nb_slots = 36 slots (10 min/slot)
C0 = 2.8e-6 $/kW/s (slope 1 in the BC Hydro model)
C1 = 2.8e-8 $/kW^2/总持续时间为6小时（您可以在schedule.Settings.T中进行更改）。能量单位取决于测试文件，但应首选kW。请注意...
-
-
...bsp;uc scan_key1,scan_key2; //按键功能选择，00 停止，01 正转 10 反转
uc step1;step2;
static step_index;
ui count1,count2; //定时
uc butter; //按键
static speed; //速度参数
 ...
