..._Generator is
-- D-Flip-Flop for debouncing module
component DFF_Debounce
Port (
CLK : in std_logic;
en : in std_logic;
D : in std_logic;
Q : out std_logic
);
end component;
signal slow_clk_en: std_logic:='0'; -- slow clock...
