为您找到约 1 条结果,搜索耗时:0.0035秒

您是不是要找: c_out

FPGA上数字时钟的VHDL代码

...al goes high, which will bring Alarm back low.*/  output [1:0]  H_out1, /* The most significant digit of the hour. Valid values are 0 to 2. */  output [3:0]  H_out0, /* The least significant digit of the hour. Valid values are 0 to 9. */  output [3:0]  M_out1, ...

微信捐赠

微信扫一扫体验

立即
上传
返回
顶部