为您找到约 3 条结果，搜索耗时：0.0025秒

Verilog中的N位加法器设计

...cts, Verilog projects, VHDL projects // Verilog project: Verilog code for N-bit Adder // Top Level Verilog code for N-bit Adder using Structural Modeling module N_bit_adder(input1,input2,answer); parameter N=32; input [N-1:0] input1,input2;    output [N-1:0] answer;    wi...

VHDL中的16位ALU设计

...bit ALU    ); end ALU; architecture Behavioral of ALU is -- N-bit Adder in Verilog component N_bit_adder is generic (     N: integer:=32    ); port( input1: in std_logic_vector(N-1 downto 0);   input2: in std_logic_vector(N-1 downto 0);   ans...

用于VHDL中ECG去噪的低通FIR滤波器

...nbsp;            -- N-bit reg unit                   N_bit_Reg_unit : N_bit_Reg generic map (input_width => 8)        ...