-
-
...较低static void anfisForward(FIS *fis, int from, int to)
{
int i;
if (from < fis->in_n || to >= fis->node_n)
fisError("Node index out of bound!");
/* forward calculation */
for (i = from; i <= to ; i++)
fis->node[i]->value = (*fis->node[i]->nodeFcn)(fi...
-
-
....nextInt(); int result = 0; N = 1024 - N; if (N >= 64) { result += N / 64; N %= 64; } if (N >= 16) { result += N / 16; N %= 16; } if (N >= 4) {&nb...
-
-
... state
always @(posedge clk or negedge reset_n)
begin
if(~reset_n)
current_state = IDLE;
else
current_state = next_state;
end
// counter_wait
always @(posedge clk or negedge reset_n)
begin
if(~reset_n)
counter_wai...
-
-
...感器单*****************************
//水满
if(shuiman==0&&sw5==1&&sw4==1&&sw3==1&&sw2==1&&sw1==1)//当唯一的闭合一个传感器单元:水位6时发生
{
dianji=1;//关电机
state=1;//电机工作指示灯熄...
-
-
...rtex(int v)
{
//判断是否还有空位置
if(numVertices==maxVertices)
return false;
VerticesList[numVertices]=v;
++numVertices;
}
//给出顶点在顶点表中的下标
int NetTopo::getVertexPos(int v)
...
-
-
...atagore':{'$exists':True}, 'is_trained':{'$exists':False}})
if (not artical_tag):
exit(1)
artical = db.artical.find_one({'_id':ObjectId(artical_tag["a_id"])})
with open("../data_spider/html/" + artical['title_hash'] + ".html",...
-
-
... ones(nbr,1)./Z; %branch admittancefor n = 1:nbrif a(n) <= 0 a(n) = 1;else endYbus=zeros(nbus,nbus); for k=1:nbr; Ybus(nl(k),nr(k))=Ybus(nl(k),nr(k))-y(k)/a(k); ...
-
-
... FPGA projects, Verilog projects, VHDL projects
// multiplier 4x4 using Shift/Add Algorithm and 2-phase clocking system
// Verilog project: Verilog code for multiplier
module mult_4x4(
input reset,start,
 ...
-
-
...t
print 'curr = ',
print curr
if last == curr:
print 'last = curr, bbye'
return
if curr == (0,0):
print 'just enterd in loop, curr assigned to last'
&nb...
-
-
...;=Math.sqrt(n);i++){ if(n%i == 0) return false; } return true; } public static void main(S...
