为您找到约 40 条结果，搜索耗时：0.0019秒

全加法器的VHDL代码

...的全加法器的VHDL代码；如想了解的更多请下载附件。-- fpga4student.com -- FPGA projects, VHDL projects, Verilog projects -- VHDL code for full adder -- Structural code for full adder  library ieee;  use ieee.std_logic_1164.all;   entity Full_Adder_S...

使用VHDL的矩阵乘法设计

...乘法器的VHDL顶级代码；如想了解得更多请下载附件。-- fpga4student.com FPGA projects, Verilog projects, VHDL projects  -- VHDL project: VHDL code for matrix multiplcation  library ieee;    use ieee.std_logic_1164.all;    use ieee.nume...

FPGA上的Verilog车牌识别

...识别系统Verilog代码；如想了解得更详细请下载附件。// fpga4student.com FPGA projects, Verilog projects, VHDL projects // Verilog project: License Plate Recognition in Verilog and Matlab // Top level module for testing the license plate recognition system module Test_top(input...

带testbench的计数器的Verilog代码

...想了解更多请下载附件。// FPGA projects using Verilog/ VHDL // fpga4student.com: FPGA projects, Verilog projects, VHDL projects // Verilog code for up counter module up_counter(input clk, reset, output[3:0] counter     ); reg [3:0] counter_up; // up counter always @(p...

D触发器的Verilog代码

...了解的更多请下载附件。// FPGA projects using Verilog/ VHDL // fpga4student.com // Verilog code for D Flip FLop // Verilog code for rising edge D flip flop module RisingEdge_DFlipFlop(D,clk,Q); input D; // Data input input clk; // clock input output Q; // output Q always @(pos...

比较器的Verilog代码

...多请下载附件。// FPGA projects using Verilog/ VHDL   // fpga4student.com : FPGA projects, Verilog projects, VHDL projects  // Verilog code for 2-bit comparator    module comparator(input [1:0] A,B, output A_less_B, A_equal_B, A_greater_B);   wire...

Verilog HDL中的基本数字逻辑组件

...完整加法器的Verilog代码，如想了解的更多请下载附件。//fpga4student.com: FPga projects, Verilog projects, VHDL projects // Verilog code for full adder  module adder(sum,cout,a,b,cin);   input  a,b,cin;   output cout,sum;   // sum = ...

用于VHDL中ECG去噪的低通FIR滤波器

...    USE IEEE.Std_logic_signed.all;    -- fpga4student.com: FPGA projects, VHDL projects, Verilog projects    -- LOW pass FIR filter for ECG Denoising  -- VHDL project: VHDL code for FIR filter    entity FIR_RI is  -- VHDL...

算术逻辑单元（ALU）的VHDL代码

...在下方展示了ALU的VHDL代码；想了解更多请下载附件。-- fpga4student.com: FPGA Projects, Verilog projects, VHDL projects -- VHDL code for ALU -- @fpga4student library IEEE; use IEEE.STD_LOGIC_1164.ALL; use IEEE.STD_LOGIC_UNSIGNED.ALL; use ieee.NUMERIC_STD.all; --------------...

停车场系统的Verilog代码

...车场系统的Verilog代码；如想了解得更多请下载附件。// fpga4student.com FPGA projects, Verilog projects, VHDL projects // Verilog project: Verilog code for car parking system `timescale 1ns / 1ps module parking_system(          &nbs...