为您找到约 40 条结果，搜索耗时：0.0017秒

如何为双向/输入端口编写Verilog Testbench

...log测试平台；想了解更多请下载附件。`timescale 1ns/10ps // fpga4student.com // FPGA projects, Verilog projects, VHDL projects // How to write a verilog testbench for bidirectional/ inout port module test_IO(); reg DS,OEN,IE,PE,I,din; wire PAD; reg wr; wire C; // inout port ...

VHDL中的移位器设计

...解更多请下载附件。library IEEE; use IEEE.STD_LOGIC_1164.ALL; -- fpga4student.com: FPGA projects, Verilog projects, VHDL projects -- VHDL project: VHDL code for Shifter entity shifter is   generic ( N: integer:=16   );     Port ( SHIFTINPUT : in  STD_LOGI...

D触发器的VHDL代码

...想了解的更多请下载附件。-- FPGA projects using VHDL/ VHDL -- fpga4student.com -- VHDL code for D Flip FLop -- VHDL code for rising edge D flip flop Library IEEE; USE IEEE.Std_logic_1164.all; entity RisingEdge_DFlipFlop is    port(       Q : o...

基于VHDL的可变占空比PWM发生器

...可变占空比PWM发生器代码；如想了解更多请下载附件。-- fpga4student.com: FPGA Projects, Verilog projects, VHDL projects -- VHDL code for PWM Generator -- Two de-bounced push-buttons -- One: increase duty cycle by 10% -- Another: Decrease duty cycle by 10% library IEEE; us...

选择器的Verilog代码

...部分复用器的Verilog代码；如想了解更多请下载附件。// fpga4student.com: FPGA projects, Verilog projects, VHDL projects // Verilog project: Verilog code for Multiplexer // Verilog code for 2x32-to-32 Multiplexer module mux2x32to32( DataOut,Data0, Data1, Select); output [31:0] D...

带测试平台的计数器的VHDL代码

...STD_LOGIC_UNSIGNED.ALL; -- FPGA projects using Verilog code VHDL code -- fpga4student.com: FPGA projects, Verilog projects, VHDL projects -- VHDL project: VHDL code for counters with testbench  -- VHDL project: VHDL code for up counter   entity UP_COUNTER is    ...

VHDL中的完整8位微控制器

..._logic_arith.all;   USE ieee.std_logic_unsigned.all;  --fpga4student.com FPGA projects, Verilog projects, VHDL projects  -- VHDL project: VHDL code for 8-bit Microcontroller  -- Submodule VHDL code: ALU  entity ALU is   port (    &nb...

VHDL中的N位环形计数器

...解更多请下载附件。library IEEE; use IEEE.STD_LOGIC_1164.ALL; -- fpga4student.com FPGA projects, VHDL projects, Verilog projects -- VHDL project: VHDL code for ring counter -- VHDL code for DFF entity DFF is    port(       Q : out std_logic; &nb...

用于在FPGA上反跳按钮的Verilog代码

...PGA上反跳按钮的Verilog代码；想了解得更多请下载附件。//fpga4student.com // FPGA projects, Verilog projects, VHDL projects // Verilog code for button debouncing on FPGA // debouncing module module debounce(input pb_1,clk,output pb_out); wire slow_clk; wire Q1,Q2,Q2_bar; cl...

非线性查找表

...解更多请下载附件。library IEEE; use IEEE.STD_LOGIC_1164.ALL; -- fpga4student.com: FPGA projects, Verilog projects, VHDL projects -- VHDL project: VHDL implementation of Lookup Table --------------------------------------------------- -- Non-linear Lookup Table Implementation in VHDL-- ...