为您找到约 40 条结果，搜索耗时：0.0019秒

Verilog中的流水线MIPS处理器（第1部分）

...the $readmemb line to have the name of the program you want to load */ // fpga4student.com: FPGA projects, Verilog Projects, VHDL projects // Verilog project: 32-bit 5-stage Pipelined MIPS Processor in Verilog // Instruction memory module `timescale 1 ps / 100 fs module InstructionMem(instruct...

16位RISC处理器的Verilog代码

...erilog代码；想了解更多请下载附件。`include "Parameter.v" // fpga4student.com // FPGA projects, VHDL projects, Verilog projects // Verilog code for RISC Processor // Verilog code for Instruction Memory module Instruction_Memory(  input[15:0] pc,  output[15:0] instruc...

VHDL中的16位ALU设计

...下方展示了16位ALU的VHDL代码；想了解更多请下载附件。-- fpga4student.com: FPGA projects, Verilog projects, VHDL projects -- VHDL project: VHDL code for 16-bit ALU -- Top level VHDL code for 16-bit ALU library IEEE; use IEEE.STD_LOGIC_1164.ALL; -- 16-bit ALU entity ALU is ...

Verilog中的流水线MIPS处理器（第3部分）

...码；如想了解的更多请下载附件。`timescale 1 ps / 100 fs // fpga4student.com: FPGA projects, Verilog Projects, VHDL projects // Verilog project: 32-bit 5-stage Pipelined MIPS Processor in Verilog // Forwarding Unit module ForwardingUnit(ForwardA,ForwardB,MEM_RegWrite,WB_RegWrite,ME...

Verilog和LogiSim中的Tic Tac Toe游戏

...仿真波形；想了解更多请下载附件。`timescale 1ns / 1ps // fpga4student.com: FPGA projects, Verilog projects, VHDL projects // Verilog testbench code for TIC TAC TOE GAME module tb_tic_tac_toe;  // Inputs  reg clock;  reg reset;  reg play;  reg pc; &nb...

密码协处理器设计

...解更多请下载附件。library IEEE; use IEEE.STD_LOGIC_1164.ALL; -- fpga4student.com: FPGA projects, Verilog projects, VHDL projects -- VHDL project: Cryptographic coprocessor Design in VHDL -- VHDL code for Combinational Logic unit of the coprocessor entity structural_VHDL is port ( A_BU...

FIFO存储器的Verilog代码

...e   `timescale     10 ps/ 10 ps  // fpga4student.com: FPga projects, Verilog projects, VHDL projects // Verilog project: Verilog code for FIFO memory // Verilog Testbench code for FIFO memory  // 2. Preprocessor Directives   `define &n...

Verilog中的流水线MIPS处理器（第2部分）

...g代码；如想了解更多请下载附件。`timescale 1 ps / 100 fs // fpga4student.com: FPGA projects, Verilog Projects, VHDL projects // Verilog project: 32-bit 5-stage Pipelined MIPS Processor in Verilog // Verilog code for ALU module alu(Output, CarryOut, zero, overflow, negative, BussA,...

Verilog HDL中的延迟计时器（LS7212）

...迟计时器LS7212的Verilog代码；如想了解更多请下载附件。//fpga4student.com: FPga projects, Verilog projects, VHDL projects  // Verilog project: Verilog code for delay timer LS7212  module delay_timer_ls7212   (         in...

用于16位单周期MIPS处理器的Verilog代码

...周期MIPS处理器的Verilog代码；想了解更多请下载附件。//fpga4student.com: FPGA projects, Verilog projects, VHDL projects // Verilog project: Verilog code for 16-bit MIPS Processor  // Verilog code for 16 bit single cycle MIPS CPU   module mips_16( input clk,reset,...