-
-
...`timescale 1ns / 1ps
// fpga4student.com FPGA projects, Verilog projects, VHDL projects
// multiplier 4x4 using Shift/Add Algorithm and 2-phase clocking system
// Verilog project: Verilog code for multiplier
module mult_4x4(
input reset,start,
...
-
-
...细请下载附件。// fpga4student.com FPGA projects, Verilog projects, VHDL projects
// Verilog project: License Plate Recognition in Verilog and Matlab
// Top level module for testing the license plate recognition system
module Test_top(input clk // 33MHz
&nb...
-
-
...；如想了解的更多请下载附件。// FPGA projects using Verilog/ VHDL
// fpga4student.com
// Verilog code for D Flip FLop
// Verilog code for rising edge D flip flop
module RisingEdge_DFlipFlop(D,clk,Q);
input D; // Data input
input clk; // clock input
output Q; // output Q
alw...
-
-
...多请下载附件。//fpga4student.com: FPga projects, Verilog projects, VHDL projects
// Verilog code for full adder
module adder(sum,cout,a,b,cin);
input a,b,cin;
output cout,sum;
// sum = a xor b xor cin
xor #(50) (sum,a,b,cin...
-
-
...样系统的设计。用FPGA设计一个多通道采样控制器，利用VHDL语言设计有限状态机来实现对AD7892的控制。由于FPGA器件的特性是可以实现高速工作，为此模拟信号选用音频信号。由于音频信号的频率是20Hz-20KHz,这样就对AD转换的速率...
-
-
...多请下载附件。// fpga4student.com FPGA projects, Verilog projects, VHDL projects
// Verilog project: Verilog code for car parking system
`timescale 1ns / 1ps
module parking_system(
input clk,reset_...
-
-
...mescale 1ns/10ps
// fpga4student.com
// FPGA projects, Verilog projects, VHDL projects
// How to write a verilog testbench for bidirectional/ inout port
module test_IO();
reg DS,OEN,IE,PE,I,din;
wire PAD;
reg wr;
wire C;
// inout port
assign PAD = wr==1 ? din:1'bz;
DIGITAL_IO dut(I,DS,OE...
-
-
此项目是FIFO存储器的VHDL代码。FIFO具有16个8位数据宽度级和五个状态信号，包括上溢，下溢，空，满和阈值。 通过在Xilinx ISIM上进行混合语言仿真，使用相同的Verilog测试平台代码验证FIFO存储器的VHDL代码。通过观察可以很容易地...
-
-
...1 什么是Verilog HDL1.2.2 Verilog HDL的产生及发展1.3 Verilog HDL和VHDL的比较1.4 Verilog的应用情况和适用的设计1.5 采用Verilog HDL设计复杂数字电路的优点1.5.1 传统设计方法——电路原理图输入法1.5.2 Verilog HDL设计法与传统的电路原理图输入...
-
-
...多请下载附件。// fpga4student.com: FPGA projects, Verilog projects, VHDL projects
// Verilog project: Verilog code for Multiplexer
// Verilog code for 2x32-to-32 Multiplexer
module mux2x32to32( DataOut,Data0, Data1, Select);
output [31:0] DataOut; // Data Out
input [31:0] Data0, Data1; /...
