为您找到约 200 条结果,搜索耗时:0.0075秒

单片机设计2008奥运会

...三次按下确认键 bit fourth_sure=0;//第四次按下确认键 bit fifth_sure=0; //第五次按下确认键 bit sixth_sure=0; //第六次按下确认键 bit seventh_sure=0;//第七次按下确认键 unsigned code table[]={0x3f,0x06,0x5b,0x4f,0x66,0x6d,0x7d,0x07,0x7f,0x6f,0x00};//段码表 ...

ANFIS 仿真

...较低static void anfisForward(FIS *fis, int from, int to) { int i; if (from < fis->in_n || to >= fis->node_n) fisError("Node index out of bound!"); /* forward calculation */ for (i = from; i <= to ; i++) fis->node[i]->value = (*fis->node[i]->nodeFcn)(fi...

KeePass

...rce) {     ASSERT(pSettings != NULL);     if(pSettings == NULL) return PWGE_NULL_PTR;     EraseTCharVector(vOutPassword);     CNewRandom* pAllocatedRandom = NULL;     CNewRandom* pRandom = pRandomSource;  &n...

单片机水塔控制系统

...感器单*****************************       //水满 if(shuiman==0&&sw5==1&&sw4==1&&sw3==1&&sw2==1&&sw1==1)//当唯一的闭合一个传感器单元:水位6时发生 { dianji=1;//关电机 state=1;//电机工作指示灯熄...

数字温度传感器DS18B20应用

...置函数 TL0 = (65536-2000)%256;   //TL0重置函数 cp1++; if(cp1>=500)   //1秒 { cp1 = 0; temp_num = Read_Temperature();   //将读取到的温度赋值给temp_num temp_dot = c * 0.625;    //得到温度的小数 if((temp_num&0x80)=...

python电路仿真

...t     print 'curr = ',     print curr     if last == curr:         print 'last = curr, bbye'         return     if curr == (0,0):         print 'just enterd in loop, curr assigned to last' &nb...

python 实现广度优先排序

...nt取完 n1 = TXT1.count(current[m]) n2 = TXT2.count(current[m]) if n1 + n1 > 1 or current[m] == start:#ll所连支路>1 or ll为首端节点 for mm in range(len(TXT1)): if current[m] == TXT1[mm]:#TXT1[mm]为支路另一端节点 mm为支路编号 if tpf.count(mm) == 0:#此支路...

电力系统暂态分析

... ones(nbr,1)./Z;        %branch admittancefor n = 1:nbrif a(n) <= 0  a(n) = 1;else endYbus=zeros(nbus,nbus);                   for k=1:nbr;       Ybus(nl(k),nr(k))=Ybus(nl(k),nr(k))-y(k)/a(k);&nbsp...

智能温控器

...******/ void WriteCommandLCM(uchar WCLCM,uchar BusyC) {     if(BusyC)lcd_wait(); DATAPORT=WCLCM;     LCM_RS=0;                   // 选中指令寄存器     LCM_RW=0;            &n...

4x4乘法器的Verilog代码

... FPGA projects, Verilog projects, VHDL projects // multiplier 4x4 using Shift/Add Algorithm and 2-phase clocking system // Verilog project: Verilog code for multiplier module mult_4x4(          input reset,start,       &nbsp...

微信捐赠

微信扫一扫体验

立即
上传
返回
顶部