-
-
这是gridlabd_入门教程围绕IEEE13节点讲解，GridLAB-D能够干啥？1. 三相不平衡潮流计算2. 终端负荷的动态行为3.配网自动化设计和评估4. 负荷管理策略5. 零售市场6.无功优化和控制7.分布式发电和储能8.电价结构评估9.需求...
-
-
...ncrease duty cycle by 10%
-- Another: Decrease duty cycle by 10%
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;
entity PWM_Generator is
port (
clk: in std_logic; -- 100MHz clock input
DUTY_INCREASE: in std_logic; -- button to increase d...
-
-
...无功功率分配（ORPD）,我已经使用粒子群优化算法解决了IEEE 30总线测试系统的最优无功分配问题。 我已经使用3.2版的MATPOWER [1]软件对每个粒子执行潮流分析。 由于MATPOWER是系统要求，因此请用户首先从其网站（www.pserc.cornell.edu/m...
-
-
... projects, VHDL projects
-- VHDL code for ALU
-- @fpga4student
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
use ieee.NUMERIC_STD.all;
-----------------------------------------------
---------- ALU 8-bit VHDL ---------------------
-----------------------------...
-
-
...展示了移位器的VHDL代码；想了解更多请下载附件。library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
-- fpga4student.com: FPGA projects, Verilog projects, VHDL projects
-- VHDL project: VHDL code for Shifter
entity shifter is
generic ( N: integer:=16
);
&nbs...
-
-
...L code for D Flip FLop
-- VHDL code for rising edge D flip flop
Library IEEE;
USE IEEE.Std_logic_1164.all;
entity RisingEdge_DFlipFlop is
port(
Q : out std_logic;
Clk :in std_logic;
&...
-
-
...控制器ALU的VHDL代码；如想了解得更多请下载附件。library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
USE ieee.std_logic_arith.all;
USE ieee.std_logic_unsigned.all;
--fpga4student.com FPGA projects, Verilog projects, VHDL projects
-- V...
-
-
...了D触发器的VHDL代码，需想了解更多请下载附件。library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
-- fpga4student.com FPGA projects, VHDL projects, Verilog projects
-- VHDL project: VHDL code for ring counter
-- VHDL code for DFF
entity DFF is
port(
&n...
-
-
...存为“ Loads.txt”。 图1显示了它的定义过程。图1：用于IEEE-13总线径向配电网系统的Loads.txt 定义LINES 和LINE CODENew linecode.mtx601 nphases=3 BaseFreq=60 ~ rmatrix = (0.3465 | 0.1560 0.3375 |0.1580 0.1535 0.3414 ) ~ xmatrix = (1.0179 | 0.5017 1.0478 | 0.4236 0.38...
-
-
...示了比较器的VHDL代码；如想了解更多请下载附件。library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
-- VHDL project: VHDL code for comparator
-- fpga4student.com FPGA projects, Verilog projects, VHDL projects
entity comparator is
port (
clock: in std_...
